

October 2001 Revised February 2002

# 74ALVCH16373 Low Voltage 16-Bit Transparent Latch with Bushold

#### **General Description**

The ALVCH16373 contains sixteen non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear to be transparent to the data when the Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable ( $\overline{\text{OE}}$ ) is LOW. When  $\overline{\text{OE}}$  is HIGH, the outputs are in a high impedance state.

The ALVCH16373 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level.

The 74ALVCH16373 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with output compatibility up to 3.6V.

The 74ALVCH16373 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.65V to 3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors
- $\blacksquare$  t<sub>PD</sub> (I<sub>n</sub> to O<sub>n</sub>)
  - 3.6 ns max for 3.0V to 3.6V  $\rm V_{\rm CC}$
  - 4.5 ns max for 2.3V to 2.7V  $V_{CC}$
  - 6.8 ns max for 1.65V to 1.95V  $V_{CC}$
- Uses patented noise/EMI reduction circuitry
- Latch-up conforms to JEDEC JED78
- ESD performance:


Human body model > 2000V Machine model > 200V

#### **Ordering Code:**


Order Number	Package Number Package Description	
74ALVCH16373T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6,1mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code

### **Logic Symbol**



# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description	
ŌĒn	Output Enable Input (Active LOW)	
LE <sub>n</sub>	Latch Enable Input	
I <sub>0</sub> -I <sub>15</sub>	Bushold Inputs	
O <sub>0</sub> -O <sub>15</sub>	Outputs	
NC	No Connect	

#### **Truth Tables**

	Inputs		Outputs
LE <sub>1</sub>	OE <sub>1</sub>	I <sub>0</sub> –I <sub>7</sub>	00-07
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Χ	O <sub>0</sub>

	Inputs		Outputs
LE <sub>2</sub>	OE <sub>2</sub>	I <sub>8</sub> –I <sub>15</sub>	O <sub>8</sub> -O <sub>15</sub>
Х	Н	Х	Z
Н	L	L	L
Н	L	Н	Н
L	L	Χ	O <sub>0</sub>


The High Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, control inputs may not float)
Z = High Impedance
O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of Latch Enable

## **Functional Description**

The 74ALVCH16373 contains sixteen edge D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 16-bit operation. The following description applies to each byte. When the Latch Enable (LE\_n) input is HIGH, data on the  $I_n$  enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time

its I input changes. When  $LE_n$  is LOW, the latches store information that was present on the I inputs a setup time preceding the HIGH-to-LOW transition on  $LE_n$ . The 3-STATE outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW the standard outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.

#### **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

#### **Absolute Maximum Ratings**(Note 1)

-0.5V to +4.6V Supply Voltage (V<sub>CC</sub>) DC Input Voltage (V<sub>I</sub>) -0.5V to 4.6V

Output Voltage (V<sub>O</sub>) (Note 2) -0.5V to  $V_{CC}$  +0.5V

DC Input Diode Current (I<sub>IK</sub>)

 $V_I < 0V$ -50 mA

DC Output Diode Current (IOK)  $V_{O} < 0V$ 

DC Output Source/Sink Current

 $(I_{OH}/I_{OL})$ 

DC  $V_{CC}$  or GND Current per

Supply Pin (I<sub>CC</sub> or GND) ±100 mA

Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C

#### **Recommended Operating** Conditions (Note 3)

Power Supply

-50 mA

±50 mA

Operating 1.65V to 3.6V

Input Voltage (V<sub>I</sub>) 0V to  $V_{CC}$ Output Voltage (V<sub>O</sub>) 0V to  $V_{\mbox{\footnotesize CC}}$ 

Free Air Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Minimum Input Edge Rate ( $\Delta t/\Delta V$ )

 $V_{\mbox{\footnotesize{IN}}} = 0.8 \mbox{\footnotesize{V}}$  to 2.0 V,  $V_{\mbox{\footnotesize{CC}}} = 3.0 \mbox{\footnotesize{V}}$ 

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 3: Floating or unused inputs must be held HIGH or LOW.

#### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
Symbol	Falanietei	Conditions	(V)	IVIIII		
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 -1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		1.65 -1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2		
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		$I_{OL} = 12mA$	2.3		0.7	V
			2.7		0.4	
		$I_{OL} = 24 \text{ mA}$	3		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μΑ
I <sub>I(HOLD)</sub>	Bushold Input Minimum	$V_{IN} = 0.58V$	1.65	25		
	Drive Hold Current	$V_{IN} = 1.07V$	1.65	-25		
		$V_{IN} = 0.7V$	2.3	45		
		$V_{IN} = 1.7V$	2.3	-45		μΑ
		$V_{IN} = 0.8V$	3.0	75		
		$V_{IN} = 2.0V$	3.0	-75		
		$0 < V_O \le 3.6V$	3.6		±500	
loz	3-STATE Output Leakage	0 ≤ V <sub>O</sub> ≤ 3.6V	3.6		±10	μА
I <sub>cc</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μА

# **AC Electrical Characteristics**

		T $_{A}=-40^{\circ}$ C to $+85^{\circ}$ C, R $_{L}=500\Omega$								
Symbol	Parameter	C <sub>L</sub> = 50 pF			C <sub>L</sub> = 30 pF			Units		
Symbol	raidilietei	V $_{CC}$ = 3.3V $\pm$ 0.3V		V <sub>CC</sub> = 2.7V		$\textrm{V}_{\textrm{CC}} = \textrm{2.5V} \pm \textrm{0.2V}$		V $_{CC}$ = 1.8V $\pm$ 0.15V		Ullits
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>W</sub>	Pulse Width	3.3		3.3		3.3		4.0		ns
t <sub>S</sub>	Setup Time	1.1		1		1		2.5		ns
t <sub>H</sub>	Hold Time	1.4		1.7		1.5		1.0		ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay I <sub>n</sub> to O <sub>n</sub>	1.1	3.6		4.3	1	4.5	1.5	6.8	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay LE to O <sub>n</sub>	1	3.9		4.6	1	4.9	1.5	7.8	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.0	4.7		5.7	1.0	6.0	1.5	9.2	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.4	4.1		4.5	1.2	5.1	1.5	6.8	ns

# Capacitance

Symbol	Parameter		Conditions	T <sub>A</sub> =	T <sub>A</sub> = +25°C		
Зупівої			Conditions	V <sub>CC</sub>	Typical	Units	
C <sub>IN</sub>	Input Capacitance	Control	$V_I = 0V$ or $V_{CC}$	3.3	3	r	
		Data	$V_I = 0V$ or $V_{CC}$	3.3	6	pF	
C <sub>OUT</sub>	Output Capacitance		V <sub>I</sub> = 0V or V <sub>CC</sub>	3.3	7	pF	
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C <sub>L</sub> = 50 pF	3.3	22		
	Outputs Disable			2.5	19	pF	
		Outputs Disabled	ed f = 10 MHz, C <sub>L</sub> = 50 pF	3.3	5		
				2.5	4		

# **AC Loading and Waveforms**




TABLE 1. Values for Figure 1

TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
$t_{PZL}, t_{PLZ}$	$V_{L}$
$t_{PZH}$ , $t_{PHZ}$	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics:  $f=1 MHz;\, t_r=t_f=2 ns;\, Z_0=50 \Omega)$ 

Symbol	V <sub>CC</sub>						
Symbol	3.3V ± 0.3V	2.7V	$2.5V \pm 0.2V$	1.8V ± 0.15V			
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2			
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2	V <sub>CC</sub> /2			
V <sub>X</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V	V <sub>OL</sub> + 0.15V			
V <sub>Y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V	V <sub>OH</sub> – 0.15V			
V <sub>L</sub>	6V	6V	V <sub>CC</sub> *2	V <sub>CC</sub> *2			




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for Low Voltage Logic




FIGURE 4. 3-STATE Output LOW Enable and Disable Times for Low Voltage Logic




FIGURE 5. Propagation Delay, Pulse Width and  $t_{REC}$  Waveforms





FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic



# 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com